This paper proposes a placement method for a mixed set of hard, soft, and pre-placed modules, based on a placement topology representation called sequence-pair. Under one sequence-pair, a convex optimization problem is e ciently formulated and solved to optimize the aspect ratios of the soft modules. The method is used in two w a ys: i directly applied in simulated annealing to present the most exact placement method, ii applied as a post process in an approximate placement method for faster computation. The performance of these two methods are reported using MCNC benchmark examples.
INTRODUCTION
As the circuit size increases, the placement technology is becoming critical especially in the top level of the physical hierarchy in the top-down phase of the design. In such design stage, the modules to be placed have several geometrical diversities in nature. The size varies as well as other geometrical properties: Some modules are not yet designed thus being exible in shape soft modules, some are completely designed beforehand hard modules, even some are completely pre-placed on the target chip pre-placed modules. This paper studies a placement method to cope with those geometrical diversities.
Once the soft modules are in consideration, previous researches 1, 2 usually limit their scopes themselves to optimize the layout under one speci c placement topology given by means of a rectangular dissection. However, known methods to obtain such an input rectangular dissection are limited to slicing structure 3 , or conventional rectangular-dual approaches 4 which can not take the geometrical diversities into account.
To handle the size diversity, t w o methods are presented recently, bounded-sliceline-grid BSG 5 and sequencepair 6, 7 . They provide ways to optimize placement topology beyond the limitation of the slicing structure. The BSG method is extended to handle soft modules 8 , but their optimization is not global. The sequence-pair method is extended to handle pre-placed modules without losing the reachability to an area minimum placement 9 .
This paper follows the sequence-pair approach to further include soft modules in consideration. The key idea is in an e cient convex formulation for the aspect ratios of the soft modules under one sequence-pair, with respect to two kinds of constraints: Upper and lower limits of the aspect ratios, and the existence of the pre-placed modules. Then, the problem is solved in polynomial time by an inner point method proposed by V aidya 11 . This method is directly used in simulated annealing to provide the most exact placement method among those studied. An approximate method is also developed for faster computation through experimental comparison with the exact method on MCNC benchmark examples.
The organization of the paper is as follows. Section 2. formally de nes the problem. Section 3. formulates and solves the convex problem to optimize the aspect ratios of the soft modules under one sequence-pair. In Section 4., the method is used in simulated annealing to optimize the sequence-pair. An approximate method is also presented in Section 4. with experimental results. Section 5. is for conclusion.
PROBLEM DEFINITION
A module is a rectangle. The following notation is used to describe a module on the plane.
wu; h u the width and the height of module u au huwu the area of module u ru hu=wu the aspect ratio of module u, and xu; y u the coordinates of the lower left corner of module u, simply called the coordinates of module u.
We consider three kinds of modules depending on the design freedom on the above parameters. A hard m o dule is a module whose width and height are speci ed but its coordinates are free to design. A soft module is a module whose area is speci ed but the width and height are free to design as far as its aspect ratio is in a given range ru;min; r u;max . The coordinates of soft modules are free to design. A pre-placed module is a module whose width, height, and its coordinates are all speci ed. no freedom.
Let H be a set of hard modules, F be a set of soft modules, and P be a set of pre-placed modules whose coordinates are speci ed such that no two pre-placed modules overlap each other and all of them lie in the rst quadrant of the plane.
Let M denote the union of these three sets of modules. A packing of a set of modules is a non-overlapping placement of the modules. A feasible packing of M is a packing of M on the rst quadrant of the plane such that all the preplaced modules are placed at their speci ed positions, and the width and the height of soft modules are consistent t o their area speci cations and aspect ratio constraints. We measure the goodness of a feasible packing by the area of the minimum rectangle among rectangles which enclose all the modules other than pre-placed modules and whose lower left corner is at the origin of the plane.
At this moment, let us temporary limit our interest to minimize the area under one placement topology. The placement topology is assumed to be speci ed by means of sequence-pair", which i s i n troduced in 6 as follows.
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A sequence-pair of module set M is a pair of sequences of the names of the modules in M. A sequence-pair is said to be feasible if there is a feasible packing which satis es the h v constraint, or said to be infeasible otherwise. A minimum area feasible packing under the h v constraint of a feasible sequence-pair is said to be an optimal packing under the sequence-pair. Now, we are ready to de ne our rst problem.
Primary-Problem: Given a set H of hard modules, a set F of soft modules, a set P of pre-placed modules, and a sequence-pair S for module set M = H F P, determine the feasibility o f S , and if S is feasible, nd an optimal packing of M under S.
The case of F = P = ; is studied in 6, 7 . They showed that every sequence-pair is feasible and there is a sequencepair which leads optimal packing. They extended their research to handle the case of P 6 = ; in 9 , with the following di erence comparing to this paper: In 9 , the goodness of the feasible packing is de ned using the smallest bounding rectangle which encloses all the modules in M, where the pre-placed modules are excluded in our formulation. It is easily understood that this modi cation removes unnecessary lower bound in the target function. In the next section, we will see that this modi cation does not require any essential change in their algorithm.
The case of F 6 = ;; P=;is studied in many researches 1, 2 based on a conventional framework of placement topology representation, rectangular dissection. See 6 and 10 for some known relationships between sequence-pair and rectangular dissection.
Primary-Problem uni es the problems in those literature. However, it is still a sub problem of a practical placement problem which is modeled in this paper as follows.
Placement-Problem: Given hard soft preplaced modules with nets, optimize sequence-pair for the modules to minimize a linear combination of the packing area and the estimated total wiring length.
Previous algorithm which can handle soft modules 1, 2 limit their scopes themselves to the case of a placement topology being given, and do not present a method to optimize the placement topology, hence Placement-Problem has been left as a manual task. Dissimilarly, w e also tackle Placement-Problem in this paper.
EXACT ALGORITHM UNDER ONE SEQUENCE-PAIR 3.1. Solving Primary Problem Without Soft Modules
We rst consider the following sub problem, where the aspect ratio of each soft module is given in the speci ed range. Notice that the positions of the pre-placed modules are only constrained from one side, thus the problem always has a solution.
Lemma 1 Therefore, the problem is essentially the same as the problem considered in 9 except for the di erence in target functions: their target is minimizing the area of the bounding rectangle of all the modules, while our target is to minimize the area of the bounding rectangle of non-pre-placed modules. Despite this di erence, their algorithm propped realization"
can solve our problem in OjMj 2 time, since it independently minimizes X and Y coordinates for every module 9 . 2
The procedure propped realization" 9 is brie y described in the following for the completeness of the discussion.
limited due to the memory requirement. Therefore, we p a y more attention to reduce the number of variables and constraint functions. The formulation must be di erent from the rst because we are not using rectangular dissection.
Let us denote the aspect ratios of the soft modules by a v ector variabler, which is the only variable in our formulation. Let Notice that the variables in Convex-Problem are the aspect ratios of the soft modules only, t h us the aspect ratio constraints describe the variable range. An e cient n umerical optimization algorithm is proposed for such cases by Vaidya 11 . Vaidya's algorithm utilizes variable range constraint to bound the search space, instead of treating it as a quantity t o b e c o n trolled. Therefore, the algorithm can handle Convex-Problem virtually as unconstrained problem when P = ;. V aidya's algorithm is also able to take additional convex constraints, which is the pre-placed module constraint E z 0 in our case. From these reasons, Vaidya's algorithm is selected here to solve our problem.
An implementation of Vaidya's algorithm is described in detail in 12 , which deals with a transistor sizing problem. Our implementation follows 12 . However, the outline of the algorithm is described in the following for the completeness of the discussion.
First, a box is constructed in the jFj-dimensional space of z using the the aspect ratio constraints. Notice that the box is a convex polytope, and the solution, if exists, is guaranteed to be inside the polytope.
In each iteration, an inner pointz 0 , called the volume center", of the current polytope is located by maximizing the sum of log-barrier functions using a variation of Newton method, and the point is tested whether it satis es the preplaced module constraint E z 0 0.
If the pre-placed module constraint is satis ed, a longest path Mw in Gh and a longest path Mh in Gv are identied. The gradient of the objective function WzHz a t z = z 0 is calculated along these paths. Using the gradient, a h yper plane is constructed so that it passesz 0 and it is tangent to to the gradient v ector. Sincez 0 is an inner point, the hyper plane divides the current polytope into two parts, one corresponding to the increasing direction of the objective function, and the other corresponding to the decreasing direction. The increasing part is cut o in the current polytope and the remaining part replaces the current polytope.
If the volume centerz 0 does not satisfy the pre-placed module constraint, a path in Gv and a path in Gh which together determine Ez 0 are identi ed, and the gradient o f E z a t z = z 0 is calculated along these paths. Then, the separating hyper plane is constructed and the part corresponding to increase of Ez is cut o .
The algorithm repeats cutting o a part of the polytope until it shrinks su ciently small. After a small polytope is obtained, a point in the resultant small polytope is located, and its feasibility is tested. If feasible, the point is output as the solution. Otherwise, the problem is reported not having a solution. Note that only one longest path in a graph is taken into account for calculating gradient o f W z H z o r E z . This is equivalent to take only one maximum term into account i n each max function in Wz, Hz, or in Ez. Despite this simple treatment, the solution is guaranteed to be in the remaining side of the hyper plane because of the convexity of the function. This fact helps us from enumerating all the possibly exponential number of longest paths.
Convergence is guaranteed by showing the lower bound of the fraction of the cut o part, and the time complexity is polynomially bounded depending on the number of variables, the wideness of the variable range, and the accuracy used in the stopping criterion 11 . Hence the following theorem holds.
Theorem 1 Primary-Problem can be solved i n p olynomial time depending on the number of modules, the wideness of the range of the aspect ratio constraint, and the accuracy used in the stopping criterion.
The above presented approach to Primary-Problem is said to be exact" in the following, ignoring the inherent error within the accuracy used in the stopping criterion. Figure 1a shows the output of the proposed algorithm for Example2" in 2 . X-axis are expanded 2.5 times larger than Y-axis when drawn. Since this example does not include pre-placed modules, we made such an example by specifying two modules in Figure 1a as pre-placed modules, after slightly moving them to upper right direction. The output for this new problem instance is shown in Figure 1b .
It should be noted that the above discussion does not consider the chip aspect ratio. The chip aspect ratio can be controlled by c hanging the the target function to the area of the smallest bounding rectangle which has required aspect ratio. All the above discussions remain essentially same for this modi cation.
Speed of the Algorithm
The above presented method might be expensive in computation time because of the intensive n umerical calculation even though polynomially bounded. Therefore, our rst experiment is to know the practical speed of the calculation for the various size of the problem instances.
The problem size in terms of the number of modules was varied from 10 to 500. All modules are soft modules with aspect ratio being constrained in the range of 0:1 10:0. The reason why there is no pre-placed module or hard module is that the speed of the algorithm is apparently dominated by the number of soft modules. The areas of the modules are randomly determined in the range of 100 2 10000 2 . The input sequence-pair is made by simulated annealing described in 6, 7 , assuming all the modules are square hard modules. Figure 2 . Input left and output right of a soft module optimization for 100 modules
The reason why such an optimized" sequence-pair is used for the input is that the method might be used as a post process. Figure 2 shows the input and output of 100 module case. The chip aspect ratio is constrained to 1 for presentation purpose, for all the experiments. the reported chip area is the area of the smallest square which encloses the placement. Table 1 shows the CPU time, the area of the input and the area of the output. Area in the table is normalized using the sum of the areas of all the modules. All the experiments were carried out on a 250 MHz DEC Alpha DEC 21164 CPU, 4Mb cache and 1Gb total memory. The CPU time in the table are approximately on curve 0 : 0004j Fj 3 : 0 .
Moh et. al 2 also report the speed of their method on random data whose size varying in range jFj = 2 0 106 on a HP9000-735 workstation. In their experiments, they cannot handle the bigger problems because of the memory limitation, where we had no problem in 500 module problem. This is probably because the number of variables and constraints is reduced. However, their speed is faster in many cases than Table 1 by the factor varying from 0:04 to 2:0smaller number means faster. The reason of this di erence is probably because our implementation of Vaidya's algorithm is less optimized comparing to their solver, a package software called MINOS. Especially, it is observed in our experiments that the linear augmentation of hyper planes in the outer loop slows the inner-loop process as the polytope shrinks, since all the hyper planes are kept in our implementation even if they eventually become redundant for the shrunken polytope. The redundant h yper planes may be removed in more advanced implementation as it is suggested in 11 .
EXACT METHOD AND APPROXIMATE METHOD FOR PLACEMENT-PROBLEM
In this section, two methods for Placement-Problem are developed through experiments using MCNC benchmark examples.
Exact Placement Method
Previous section shows that Primary-Problem can be solved in polynomial time by V aidya's algorithm, hence we propose a method to tackle Placement-Problem by iteratively using the algorithm in a simulated annealing. We note that this approach is not literally exact because Primary-Problem is apte  9  97  46553329 344358  789  xerox  10  203 19509889 401254  1198  hp  11  83  8826841 118819  1346  ami33  33  123  1159929 53393 75684  ami49  49  408 35581225 775104 612103 solved solely for area. For instance, if the output of PrimaryProblem includes a small unused area which allows a module to be slightly shifted, then there is a chance to further minimize the total wire length by utilizing that freedom. However, this method is the extreme case of pursuing the exactness of the solution, among those studied, thus called exact method" here. In some iteration, the input sequence-pair might be found infeasible since Primary-Problem may h a v e no solution when there is a pre-placed module. To cope with this di culty, we extend adaptation" procedure in 9 which c hanges a sequence-pair so that it becomes consistent to the pre-placed modules. In our case, the adaptation procedure must consider soft modules also, since the feasibility of a sequencepair relies on the exibility of the soft modules. Therefore, in our adaptation, we rst perform the numerical algorithm to determine the feasibility of the sequence-pair. If it is found infeasible, then we legalize the sequence-pair with respect to the pre-placed modules by the algorithm in 9 .
The experiments are carried out for the MCNC building block examples. All the modules are originally de ned as hard modules, but they are interpreted as soft modules with aspect ratio constraint 0 : 1 10. The evaluating function is a weighted sum of the area of the packing and the total wire length based on the half perimeter estimate for each net, where the terminals are assumed to be at the center of the modules. The weight is decided so that the area term and the wire length term are approximately balanced. The initial temperature is decided such that an accept ratio is between 95 and 100 . The temperature is exponentially lowered in 4 decades by 20 steps. The number of iterations for one temperature step is set to ten times the number of modules. The initial sequence-pair is created at random, and changed by the move operations called half-exchange" and full-exchange" 6, 7 .
The result is shown in Table 2 . Area, wire length, and cpu-time are listed. Figure 3 shows the layout for each example. There is almost no unused area in the results, which implies that the additional freedom for wire length minimization is most likely small, and the quality of the result must be almost exact. However, the CPU time is formidable for the largest two problems, ami33 and ami49. Therefore, we propose an approximate algorithm next.
Approximate Placement Method
To design an approximate algorithm for Placement-Problem, experiments are carried out to test four candidate methods, namely, square", discrete", sq+post", and dis+post". All of them are based on simulated annealing, similar to exact", with the following di erences.
square" All modules are rst reshaped into square hard modules and never reshaped.
discrete" Starting with square modules, aspect ratio of an arbitrary module is increased or decreased by 10 percent by a newly introduced move operation.
sq+post" square" followed by the numerical optimization as a post process. Table 3 shows the result of these experiments for MCNC benchmark examples. Figure 4 shows the output of these methods for one problem instance, hp". Both of sq+post" and dis+post" show acceptable CPU time and good approximation in terms of area comparing to exact". However, both of the methods give poor approximation in terms of wire length. For example, the wire length of hp" obtained by sq+post" and dis+post" are 56, 49 worse than that of exact", respectively. This tendency is worse for larger examples. The reason can be observed by comparing the columns square" and discrete" as: the freedom of changing the aspect ratios in discrete" was mainly used for area minimization and wire length was even degraded sometimes.
From the above observation, a better approximation method would be obtained based on dis+post" by replacing the weight in the evaluating function with heavier value for wire term.
dis2+post" discrete" with heavier weight for wires than for area, followed by the numerical optimization as a post process.
Some sacri ce on area may happen in the discrete" phase, but the area will be su ciently reduced in the post process. The performance is listed in Table 4 . The weight is set so that it is approximately 100 times heavier for wire length than for area. It is observed from Table 4 that the intent is realized especially signi cant for larger examples. From the above study, dis2+post" is concluded here as a good approximate method for faster computation.
CONCLUSION
A convex optimization problem is e ciently formulated under one sequence-pair to optimize the aspect ratios of the soft modules in a mixed set of hard soft pre-placed modules, and a numerical optimization algorithm is carried out to solve the problem exactly in polynomial time. Then, the method is iterated using simulated annealing to optimize sequence-pair to achieve the best placement. Along with 
